Breaking News
Design How-To

Reducing switching power with intelligent clock gating

6/15/2010 06:00 AM EDT
3 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
ahshabazz
User Rank
Rookie
re: Reducing switching power with intelligent clock gating
ahshabazz   8/17/2010 8:33:34 AM
NO RATINGS
Clocking a discrete logic gate. GALS clocking domains. This is why the study of fractals has become important to those in antenna design, 3D heat sink design, and distributive clocking.

DrFPGA
User Rank
Blogger
re: Reducing switching power with intelligent clock gating
DrFPGA   7/28/2010 4:48:00 PM
NO RATINGS
I can't tell from the article (or maybe I'm too literal) but is there actually a gate on the clock signal or is the clock enable on the register being used. In my digital design class we were told to never ever gate the clock signal. Setup/hold/skew would kill you. I know we need to do it some times, but I'm much more comfortable with an enable signal- and they are on all FPGA registers anyway. Anyone know for sure how this is implemented in hardware?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.