Breaking News
Design How-To

Reproducing a Cray 1 supercomputer in a single FPGA

9/3/2010 06:47 PM EDT
6 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
goafrit
User Rank
Manager
re: Reproducing a Cray 1 supercomputer in a single FPGA
goafrit   9/4/2010 12:23:18 PM
NO RATINGS
This is education at its finest. break the students down and you get the best in them.

David Ashton
User Rank
Blogger
re: Reproducing a Cray 1 supercomputer in a single FPGA
David Ashton   9/4/2010 3:46:47 AM
NO RATINGS
Reminds me of my first computer: a Sinclair Spectrum using a Z-80, on the back connector of which you could plug a 32K (yes K) memory pack. You know something else? I don't think I ever managed to use all the 32K.....

ReneCardenas
User Rank
Rookie
re: Reproducing a Cray 1 supercomputer in a single FPGA
ReneCardenas   9/3/2010 10:13:56 PM
NO RATINGS
I like this exercise of historical value, reminds me of early college days. Must applaud engineers that enjoy torturing themselves with this type of effort.

dblaza1
User Rank
Rookie
re: Reproducing a Cray 1 supercomputer in a single FPGA
dblaza1   9/3/2010 9:19:42 PM
NO RATINGS
very cool article, I have a CRAY 3 ASIC encased in plastic on my desk and I have always wondered what it would it cost to do this today and now I know!

Robotics Developer
User Rank
Rookie
re: Reproducing a Cray 1 supercomputer in a single FPGA
Robotics Developer   9/3/2010 8:53:36 PM
NO RATINGS
What a really neat idea! I love the concept of marrying the old with the new. It does show you how far we have come. In my earlier days, I designed an array processor that ran at a blazing 10MHz with 2 ALUs, a Multiplier, 4K words of program memory and 128K words of data memory. It sat in a 19in standard rack and used 1000+ amps at 5V. This was state of the art at the time and a very hot ticket for a few years. This would probably easily fit into a FPGA today with room to spare (and run much faster). I do like the "scale" model as well. Very nicely done.

Max The Magnificent
User Rank
Blogger
re: Reproducing a Cray 1 supercomputer in a single FPGA
Max The Magnificent   9/3/2010 7:35:58 PM
NO RATINGS
One thing these recreations are useful for is to provide a way to run legacy code that was created for processors that no longer exist. Now my mind is buzzing with ideas for potential projects...

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll