Breaking News
Design How-To

What! How big did you say that FPGA is? (Team-design for FPGAs)

Design flows
9/27/2010 05:22 PM EDT
2 comments
NO RATINGS
< Previous Page 2 / 2
More Related Links
View Comments: Threaded | Newest First | Oldest First
Max The Magnificent
User Rank
Blogger
re: What! How big did you say that FPGA is? (Team-design for FPGAs)
Max The Magnificent   9/27/2010 5:43:05 PM
NO RATINGS
I remember way back in the mists of time when I first heard the terms top-down and bottom-up design. Of course in those days we were still doing everything by hand -- I would never have dreamed of tools like the ones that are available today!

DrFPGA
User Rank
Blogger
re: What! How big did you say that FPGA is? (Team-design for FPGAs)
DrFPGA   9/28/2010 3:45:43 AM
NO RATINGS
One of the advantages of FPGA design is that you don;t need an ASIC style design flow. Even with large devices. The ASIC guys will try and convince you that a big FPGA is really an ASIC to sell you their more expensive tools. I'm not ready to buy their argument yet. How about some real world examples from several happy customers? That might get my interest...

Most Recent Comments
_hm
 
Bert22306
 
Susan Rambo
 
Loser99
 
Max The Magnificent
 
Susan Rambo
 
Max The Magnificent
 
fandres17
 
BillM210
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week