Breaking News
Design How-To

AUTOSAR OS measures task execution times

NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
coombes
User Rank
Rookie
re: AUTOSAR OS measures task execution times
coombes   2/7/2011 10:48:11 PM
NO RATINGS
Schedulability analysis tools to OSEK operating systems have been around for over 10 years from ETAS (formerly LiveDevices), also SymTA's analyzer seems to have a fairly long track record. No matter what schedulability analyzer you use, you will need some prediction of the worst-case execution time (WCET) of your individual tasks. For that you could use Rapita's tool for using measured times to predict WCET.

GalPeti
User Rank
Rookie
re: AUTOSAR OS measures task execution times
GalPeti   10/25/2010 7:15:14 AM
NO RATINGS
We perform timing analysis with Inchron Cronsim a very powerfull tool for Real Time OS simulation ( OSEK and AUTOSAR OS ). For the MICROSAR-s facility: it will use a HW timer from your uC, and your tasks have to start with ActivateTask() and end with TerminateTask().

Kinnar
User Rank
CEO
re: AUTOSAR OS measures task execution times
Kinnar   10/4/2010 6:56:43 PM
NO RATINGS
The feature developed by AutoSar is exceptionally advantageous for programmers. This will help a lot in debugging the critical applications over AutoSar. This was very tricky task without this kind of OS support.

t.alex
User Rank
Rookie
re: AUTOSAR OS measures task execution times
t.alex   10/2/2010 12:32:54 AM
NO RATINGS
Yes, most of the time when designing with RTOS we typically perform timing analysis on paper. This feature in AUTOSAR is definitely useful for developers.

prabhakar_deosthali
User Rank
CEO
re: AUTOSAR OS measures task execution times
prabhakar_deosthali   10/1/2010 6:07:47 PM
NO RATINGS
The timing analysis tool in a real time OS is something which is a must and it it good that Autosar OS has provided this facility. I wonder how come for so many years no other RTOS has provided such built in facility. I have seen many simulators providing such timing analysis. Would'n that be sufficient for the software designer to catch their time constraint related problems?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.