Breaking News
Design How-To

New IC verification techniques for analog content

Matching device routing symmetry
NO RATINGS
< Previous Page 2 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Daniel Payne
User Rank
Author
re: New IC verification techniques for analog content
Daniel Payne   1/4/2011 5:51:39 AM
NO RATINGS
I like that Calibre can do some checking of analog layout rules, that helps save time and reduce spins. What I get more excited about is when you create an analog layout compiler that is Correct By Construction that takes into account these analog rules and follows them.

old account Frank Eory
User Rank
Author
re: New IC verification techniques for analog content
old account Frank Eory   11/18/2010 11:15:51 PM
NO RATINGS
Calibre just gets smarter with every new release. This is fantastic that Mentor's Calibre development team is focusing so much attention on analog.

mngardon
User Rank
Author
re: New IC verification techniques for analog content
mngardon   11/18/2010 3:17:16 PM
NO RATINGS
Great article, as this is a difficult subject. At Stellamar we are trying to tackle this problem as well, but by essentially creating analog from the digital library. We have done this with an ADC and are working towards some of the other analog components. www.stellamar.com

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed