Breaking News
Design How-To

New IC verification techniques for analog content

NO RATINGS
Page 1 / 4 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
mngardon
User Rank
Rookie
re: New IC verification techniques for analog content
mngardon   11/18/2010 3:17:16 PM
NO RATINGS
Great article, as this is a difficult subject. At Stellamar we are trying to tackle this problem as well, but by essentially creating analog from the digital library. We have done this with an ADC and are working towards some of the other analog components. www.stellamar.com

old account Frank Eory
User Rank
Rookie
re: New IC verification techniques for analog content
old account Frank Eory   11/18/2010 11:15:51 PM
NO RATINGS
Calibre just gets smarter with every new release. This is fantastic that Mentor's Calibre development team is focusing so much attention on analog.

Daniel Payne
User Rank
CEO
re: New IC verification techniques for analog content
Daniel Payne   1/4/2011 5:51:39 AM
NO RATINGS
I like that Calibre can do some checking of analog layout rules, that helps save time and reduce spins. What I get more excited about is when you create an analog layout compiler that is Correct By Construction that takes into account these analog rules and follows them.

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week