Breaking News
Design How-To

FMEA eases automotive ASIC design and deployment

12/23/2010 01:35 AM EST
3 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Team Player
User Rank
Rookie
re: FMEA eases automotive ASIC design and deployment
Team Player   1/10/2011 10:19:07 AM
NO RATINGS
I also agree with the need for an example. As well I got requests from non-automotive readers to add some general FMEA words which I will do next time. The idea for power efficiency is to add this as an own category like "design" or "physical" as failure sources / root causes. The effort to add it here is small and it drives the team to discuss all the power related details before starting the design. The outcome will influence the architecture selection of the building blocks. This avoids improvements on designed blocks and the related (re-)design costs.

DrFPGA
User Rank
Blogger
re: FMEA eases automotive ASIC design and deployment
DrFPGA   12/28/2010 1:34:30 AM
NO RATINGS
This seems like a good methodology but a simple example would really make it easier to understand...

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll