Breaking News
Design How-To

When perfect is good enough

NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
KarlS
User Rank
Rookie
re: When perfect is good enough
KarlS   1/4/2011 10:11:16 PM
NO RATINGS
This looks fine for designing from scratch. My focus is on SOC, and want to connect IP blocks by function rather than RTL which is almost the reverse flow. It involves taking the verified HDL, say from the above flow, and parse it to extract the control and data flow logic then personalize a class that is instantiated along with the system application code(not a SystemC class). The application code then uses the object methods to interface with the hardware functions. In figure 1 there would be a path into the virtual prototype from a collection of verified HDL without all the overhead of RTL simulation.

Most Recent Comments
_hm
 
_hm
 
_hm
 
junko.yoshida
 
zeeglen
 
Sanjib.A
 
Wnderer
 
rich.pell
 
Sanjib.A
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.