Embedded Systems Conference
Breaking News
Design How-To

Expediting processor verification through testbench infrastructure reuse

NO RATINGS
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Alan M. Feldstein
User Rank
Author
re: Expediting processor verification through testbench infrastructure reuse
Alan M. Feldstein   3/13/2011 8:51:57 PM
NO RATINGS
Our approach with the commercial software we are developing is to deliver a reusable architectural verification environment just for SPARC-V9 designs. We don't concern ourselves with any implementation-specific features of the DUT, only the ISA. We treat the DUT as a black box that is simply required to obey the architectural manual. We stimulate it with SPARC instructions and observe architecturally visible state only. Of course, the processor project will require product-specific tools too for other areas of the verification space. But our software is intended to be used off-the-shelf to find architectural bugs in any DUT that aspires to be SPARC-V9 compliant. Alan M. Feldstein, Owner / Architectural Verification Engineer, Cosmic Horizon

Most Recent Comments
cd2012
 
junko.yoshida
 
MikeD95101
 
betajet
 
junko.yoshida
 
Bill_Higdon
 
Tom_C
 
R_Colin_Johnson
 
David Ashton
Most Recent Messages
5/27/2015
9:18:32 PM
Flash Poll
April 2015 Cartoon Caption Contest: The Mighty Hamster
April 2015 Cartoon Caption Contest: The Mighty Hamster
Of all the exhibits in the Pre-Apocalypse Era Museum, Breek was always in awe of the unearthed details and true-to-scale reproduction of a technological creation space that the long gone humans had once inhabited.
149 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed