Breaking News
Design How-To

Expediting processor verification through testbench infrastructure reuse

NO RATINGS
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Alan M. Feldstein
User Rank
Rookie
re: Expediting processor verification through testbench infrastructure reuse
Alan M. Feldstein   3/13/2011 8:51:57 PM
NO RATINGS
Our approach with the commercial software we are developing is to deliver a reusable architectural verification environment just for SPARC-V9 designs. We don't concern ourselves with any implementation-specific features of the DUT, only the ISA. We treat the DUT as a black box that is simply required to obey the architectural manual. We stimulate it with SPARC instructions and observe architecturally visible state only. Of course, the processor project will require product-specific tools too for other areas of the verification space. But our software is intended to be used off-the-shelf to find architectural bugs in any DUT that aspires to be SPARC-V9 compliant. Alan M. Feldstein, Owner / Architectural Verification Engineer, Cosmic Horizon

Most Recent Comments
krisi
 
Max The Magnificent
 
krisi
 
krisi
 
antedeluvian
 
Max The Magnificent
 
betajet
 
krisi
 
Max The Magnificent
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week