Breaking News
Design How-To

Design optimization of flip-chip packages integrating USB 3.0

Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Design optimization of flip-chip packages integrating USB 3.0
docdivakar   6/13/2011 11:35:42 PM
Nice article BUT one request: if you refer to numbers in the figure, PLEASE make the figures larger so we can see what they are! The improvement in 15dB point is some what ambiguously pointed to filling the via though I agree it improves marginally. It is the additional ground vias in the return path which is well a known practice in highspeed design. One thing your article completely ignores: USB 3.0 has higher max current draw, 900mA @5V DC. The corresponding flip chip interconnections and the package substrate designs have to take into account the current density & electromigration effects at the flip chip to substrate interface. So what is supposedly a good signal integrity-verified design does not automatically guarantee a reliable design. Dr. MP Divakar

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll