Embedded Systems Conference
Breaking News
Design How-To

Design optimization of flip-chip packages integrating USB 3.0

NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
docdivakar
User Rank
Author
re: Design optimization of flip-chip packages integrating USB 3.0
docdivakar   6/13/2011 11:35:42 PM
NO RATINGS
Nice article BUT one request: if you refer to numbers in the figure, PLEASE make the figures larger so we can see what they are! The improvement in 15dB point is some what ambiguously pointed to filling the via though I agree it improves marginally. It is the additional ground vias in the return path which is well a known practice in highspeed design. One thing your article completely ignores: USB 3.0 has higher max current draw, 900mA @5V DC. The corresponding flip chip interconnections and the package substrate designs have to take into account the current density & electromigration effects at the flip chip to substrate interface. So what is supposedly a good signal integrity-verified design does not automatically guarantee a reliable design. Dr. MP Divakar

Flash Poll
April 2015 Cartoon Caption Contest: The Mighty Hamster
April 2015 Cartoon Caption Contest: The Mighty Hamster
Of all the exhibits in the Pre-Apocalypse Era Museum, Breek was always in awe of the unearthed details and true-to-scale reproduction of a technological creation space that the long gone humans had once inhabited.
143 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed