Breaking News
Design How-To

3-D IC design: New possibilities for the wireless market

NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
docdivakar
User Rank
Manager
re: 3-D IC design: New possibilities for the wireless market
docdivakar   6/13/2011 10:20:10 PM
NO RATINGS
@Samta Bansal & the gang: thank you for a summary. You have posed a question in one of the early paragraphs of the article -whether design teams (outside of a handful of large semiconductor companies) will have the EDA tools... how ever, there is scant coverage of this in your article (albeit a summary at the end). While I agree there are no major showstoppers, what is needed to supplement the existing EDA tools are methodologies that validate stacked physical design after a 3D pathfinding has been completed as well as multidisciplinary / multiobjective approaches to optimize overall 3D floor planning. Since you also brought up IP blocks, herein lies one of the quandaries for the 3D flow (as you also have mentioned): it is not all BEOL- or FEOL-desin approach when 3D is involved. It is product/stack-dependent. By the way, there is an error in units above: ...finding a method to probe TSVs with a diameter of 10 mm each and on a 50-mm grid... I assume you are referring to 10um not mm (which is as wide as Lincoln Tunnel in the Semi world). For those of us who spent some time in the wafer probing business, some approaches become rather obvious for situation like this: variants of membrane probes with microbumps, or, alternately MEMS probes with well-designed contact spring-like tips. MP Divakar

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.