Breaking News
Design How-To

Product How-To: Controlling Power in Cypress Programmable SoC (PSoC) devices

NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Sridhar_S_R
User Rank
Rookie
re: Product How-To: Controlling Power in Cypress Programmable SoC (PSoC) devices
Sridhar_S_R   7/22/2011 3:25:52 AM
NO RATINGS
Tools today support "power aware" simulations. The following link gives a good introduction http://www.mentor.com/products/fv/questa-power-aware-simulator. Simulators create a virtual power network based on UPF description. This interacts with the RTL that is supplied to the simulator. As an example, if power_down_n (in Fig 5) is asserted in RTL during simulations, all signals in power domain VCC_0 are corrupted by the simualtor.

DrFPGA
User Rank
Blogger
re: Product How-To: Controlling Power in Cypress Programmable SoC (PSoC) devices
DrFPGA   7/21/2011 4:39:32 PM
NO RATINGS
It would be interesting to learn more about the simulation process for these types of designs. How is it different from standard digital logic simulation?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.