Breaking News
Design How-To

Is your probing setup good enough to measure DDR3 signal integrity?

NO RATINGS
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Scope Guru
User Rank
Author
re: Is your probing setup good enough to measure DDR3 signal integrity?
Scope Guru   7/20/2011 12:21:36 AM
NO RATINGS
Nice work, Freescale engineering & Nexus! Another tip: Tek provides scope users with filter files to de-embed the interposer effects on the DDR strobe (clock) and data channels. These filter files are added to the scopeís channel setup and produce a new Math trace to the scope, which will becomes the new filtered output of the original waveform. This gets accurate resistance values considering the internal specs of the Tek Oscilloscope Model and the signal loading effects specific to the Nexus interposer. These filters are available for different scope sampling rate settings as well. Contact tek.com/forum or via twitter @ChrisAtTek for copies of the filter files. Chris Loberg Sr. Technical Marketing Manager Tektronix, Inc.

nanonical
User Rank
Author
re: Is your probing setup good enough to measure DDR3 signal integrity?
nanonical   7/18/2011 5:05:54 AM
NO RATINGS
First, I believe Agilent has a complete chip socket for probing w/ built-in passive probe R as described here, for capturing all signals. Second, w/ this Nexus fixture the vendor could add in a series R to the probe point to increase the probe attenuation & decrease the manual gain compensation.

_hm
User Rank
Author
re: Is your probing setup good enough to measure DDR3 signal integrity?
_hm   7/15/2011 12:38:24 PM
NO RATINGS
Very informative article. I have one question - Did you perform simulation for this setup? How close were your simulation results to this measured data?

joginder
User Rank
Author
re: Is your probing setup good enough to measure DDR3 signal integrity?
joginder   7/15/2011 11:50:01 AM
NO RATINGS
Very good article on DDR3 test and measurement. Practical tips useful for engineers in the lab.

DrFPGA
User Rank
Author
re: Is your probing setup good enough to measure DDR3 signal integrity?
DrFPGA   7/14/2011 7:18:42 PM
NO RATINGS
Very useful hands-on article. The adjustments for signal skew seem like they should have been made on the first attempt (they are standard design techniques) but it is good to point them out at the end of the article.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed