Embedded Systems Conference
Breaking News
Design How-To

Reducing Turnaround Time with Hierarchical Timing Analysis

10/3/2011 02:32 PM EDT
1 Comment
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
BrianBailey
User Rank
Author
re: Reducing Turnaround Time with Hierarchical Timing Analysis
BrianBailey   10/3/2011 5:51:46 PM
NO RATINGS
This sounds like another area within the EDA industry where brain will win over brawn. More intelligence is the answer - not more compute power. Interesting read.

Most Recent Comments
TGR0
 
TGR0
 
TGR0
 
Parreco
 
Gondalf
 
alex_m1
 
stumbum
 
stumbum
 
perl_geek
Flash Poll
April 2015 Cartoon Caption Contest: The Mighty Hamster
April 2015 Cartoon Caption Contest: The Mighty Hamster
Of all the exhibits in the Pre-Apocalypse Era Museum, Breek was always in awe of the unearthed details and true-to-scale reproduction of a technological creation space that the long gone humans had once inhabited.
141 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed