Design Con 2015
Breaking News
Design How-To

SerDes chip enables integration of multiple video streams

NO RATINGS
More Related Links
View Comments: Oldest First | Newest First | Threaded View
DrFPGA
User Rank
Blogger
re: SerDes chip enables integration of multiple video streams
DrFPGA   11/18/2011 5:55:41 PM
NO RATINGS
I don't see any numbers for power consumption. How much additional power does the solution take? Also- it seems like a multi-channel de-serializer would be a nice next step. Is that in the works?

THW
User Rank
Rookie
re: SerDes chip enables integration of multiple video streams
THW   11/30/2011 11:43:01 PM
NO RATINGS
Thanks much for raising the question and suggestion. We are continuously investigating how to achieve superior solutions on system level. In terms of power consumption the chipset (serializer and deserializer pair) will consume less than 500mW, which should be around half the power of packet-based solutions when looking at the complete video and control data transport function.

Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week