Breaking News
Design How-To

SerDes chip enables integration of multiple video streams

NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
DrFPGA
User Rank
Blogger
re: SerDes chip enables integration of multiple video streams
DrFPGA   11/18/2011 5:55:41 PM
NO RATINGS
I don't see any numbers for power consumption. How much additional power does the solution take? Also- it seems like a multi-channel de-serializer would be a nice next step. Is that in the works?

THW
User Rank
Rookie
re: SerDes chip enables integration of multiple video streams
THW   11/30/2011 11:43:01 PM
NO RATINGS
Thanks much for raising the question and suggestion. We are continuously investigating how to achieve superior solutions on system level. In terms of power consumption the chipset (serializer and deserializer pair) will consume less than 500mW, which should be around half the power of packet-based solutions when looking at the complete video and control data transport function.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.