Design Con 2015
Breaking News
Design How-To

Jitter and timing analysis in the presence of crosstalk

12/14/2011 11:42 AM EST
3 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
agk
User Rank
Rookie
re: Jitter and timing analysis in the presence of crosstalk
agk   12/18/2011 6:27:49 AM
NO RATINGS
All the life for the EE's this has been a challenging task.We live with it. Every time a new advancemnt is taking place in the component level to reduce noise and jitter. Ideally speaking suppose the clock generator and the digital logic circuits are let us say ideal has zero raise,fall and delay time, then, only the noise and disturbance added by the tranmisson media to be accounted. But the possibility of making such a situation is remote. Till then we need to depend upon all the error correcting techniques.

??
User Rank
Rookie
re: Jitter and timing analysis in the presence of crosstalk
??   12/15/2011 8:43:54 AM
NO RATINGS
nice article

EREBUS0
User Rank
Rookie
re: Jitter and timing analysis in the presence of crosstalk
EREBUS0   12/14/2011 10:25:19 PM
NO RATINGS
Good overview of high speed cross talk issues. Thanks

Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week