Breaking News
Design How-To

Single event effects (SEEs) in FPGAs, ASICs, and processors, part I: impact and analysis

12/14/2011 06:47 PM EST
1 Comment
NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
MOS
User Rank
Rookie
re: Single event effects (SEEs) in FPGAs, ASICs, and processors, part I: impact and analysis
MOS   6/18/2013 12:01:33 AM
NO RATINGS
Dear friend, Do you know how can I find some internal circuitry implementation of FPGA blocks? I need to implement some blocks in Cadence and simulate them. Regards,

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.