Embedded Systems Conference
Breaking News
Design How-To

Optimize SDR performance

Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Optimize SDR performance
DrFPGA   12/31/2011 6:12:02 PM
It is great to see some simulation results in detail. Too often articles don't give enough background and specifics like this one does. Thanx!

Paul Stoaks
User Rank
re: Optimize SDR performance
Paul Stoaks   12/22/2011 7:42:19 PM
This is a good article and it addresses a thorny problem for SDR design. Getting the RF, modulation, and EC behaviors correct is critical to waveform success. The recent drone capture in Iran actually highlights the importance of this, in my opinion. Noise and jam resistance are critical features of a good waveform. Another area of great interest to SDR designers is the optimization of the waveform at the baseband and networking level. Modern waveforms face daunting requirements in these areas and engineers need tools to assist in ensuring that designs "fit" into the target hardware platfroms. Foresight Systems M&S (www.foresight-mands.com) helps engineers optimize the mating of waveform software and hardware. Using our Resource Aware Modeling and Simulation (RAMS) approach, we can predict memory and processor utilization, jitter, latency, etc. enabling engineers to effectively optimize the waveform design.

Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week