Breaking News
Design How-To

The Fast Track to 3D-IC Testing

NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
Upstream swimmer
User Rank
Rookie
re: The Fast Track to 3D-IC Testing
Upstream swimmer   1/17/2012 5:24:27 PM
NO RATINGS
Rather than using bumps to interconnect between substrates, why not use an anisotropic conductive film (ACF)? This would allow testing and rejection of any defective chips. - Peter C. Salmon peter@petersalmon.com

Edmond1
User Rank
Rookie
re: The Fast Track to 3D-IC Testing
Edmond1   10/30/2013 9:44:34 PM
NO RATINGS
It seems plausible:

Consider an 8-layer die stack and a total of 40,000 interconnections:

1. What would ACF's conductive particle sizes be (7um +/- 1um diameter ) ?

2. The ACF adhesive film would have to highly engineered for viscosity flow and curability.

3. Bond force and wafer warpage would be tricky.

 

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.