Breaking News
Design How-To

Bridging software and hardware to accelerate SoC validation

2/15/2012 05:43 PM EST
2 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Luis Sanchez
User Rank
Rookie
re: Bridging software and hardware to accelerate SoC validation
Luis Sanchez   2/20/2012 8:28:14 AM
NO RATINGS
For hardware and software debugging many times a snippet of code can be used to bring to hi an GPIO so that our oscilloscope can see when the event actually happens. Of course, this only allows us to troubleshoot until a certain level or layer.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll