Breaking News
Design How-To

Choosing the right synchronous SRAM for your application

NOBL/ZBT SRAM
NO RATINGS
< Previous Page 2 / 3 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
Subra0
User Rank
Author
re: Choosing the right synchronous SRAM for your application
Subra0   3/6/2012 6:48:40 AM
NO RATINGS
Nice, Informative article. Can we have a more readable Table 3, Please ?

Kristin Lewotsky
User Rank
Author
re: Choosing the right synchronous SRAM for your application
Kristin Lewotsky   3/6/2012 10:44:53 PM
NO RATINGS
Hi Subra, I'm glad you found the article useful. Click on table 3 and an enlarged version will appear. If you have any problems getting this to work, please let me know. Kristin

digital_dreamer
User Rank
Author
re: Choosing the right synchronous SRAM for your application
digital_dreamer   3/8/2012 10:39:34 PM
NO RATINGS
Thanks for this information. In Table 3, you have "Double" data rate listed for the QDR RAM columns. Is this a typo? MAJ

njy
User Rank
Author
re: Choosing the right synchronous SRAM for your application
njy   3/13/2012 11:02:01 PM
NO RATINGS
Hi Maj, This is not a typo. QDR SRAM have Double data rate interface on the read and write ports. regards Jayasree

Uffe
User Rank
Author
re: Choosing the right synchronous SRAM for your application
Uffe   12/19/2012 8:27:55 AM
NO RATINGS
SRAM used to stand for Static RAM , while the article describes SDRAM Regards Ulf

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed