Breaking News
Design How-To

Automatic C-to-VHDL testbench generation shortens FPGA development time

NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
dorecchio
User Rank
Rookie
re: Automatic C-to-VHDL testbench generation shortens FPGA development time
dorecchio   4/12/2012 1:06:34 PM
NO RATINGS
Any approach that raises the level of abstraction for design of the new SoC FPGAs is a good thing. Automating the flow through the design process is even better. I like the work that Impulse and Aldec have done here.

Radio
NEXT UPCOMING BROADCAST
How to Cope with a Burpy Comet
October 17, 2pm EDT Friday
EE Times Editorial Director Karen Field interviews Andrea Accomazzo, Flight Director for the Rosetta Spacecraft.
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll