Breaking News
Design How-To

Design for power methodology

4/20/2012 02:22 PM EDT
2 comments
NO RATINGS
1 saves
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
patrickg42
User Rank
Rookie
re: Design for power methodology
patrickg42   4/27/2012 7:22:47 AM
NO RATINGS
The "Architectural and hardware/software trade-offs" paragraph states: "Traditionally, these trade-offs have been performed using spreadsheets and other ad-hoc approaches. While these methods do have a certain amount of utility, a more structured and deterministic solution is needed in this area." The solution exists and is already used by major mobile wireless players: It's ACEPlorer from Docea Power.

DrFPGA
User Rank
Blogger
re: Design for power methodology
DrFPGA   4/20/2012 9:33:41 PM
NO RATINGS
Power is one more area for a possible design iteration loop that will bust schedules. Starting at the top and working down sees like a good technique, but wouldn't it be better to automate as much as possible. Remember when you had to do timing optimization manually? Let's hope soon power can use a much more automated approach.

Most Recent Comments
BrainiacVI
 
BrainiacVI
 
BrainiacVI
 
Max The Magnificent
 
Avinash Jois
 
Max The Magnificent
 
y_sasaki
 
dwhess
 
Max The Magnificent
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed