Breaking News
Design How-To

Top 10 Tips for Success with Formal Analysis – Part 3

Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Top 10 Tips for Success with Formal Analysis – Part 3
EREBUS0   5/15/2012 9:00:09 PM
While I am not sure of the full definition of "Formal" analysis differs from "Informal" analysis, I agree that too little effort is expended in the verification and validation of software/firmware. The rush to get code out almost always results in an underachieving implementation. My numerous papers on using dynamic analysis techniques to understand the real time operation issues also identified good and bad software structure. Some tools may help identify these problems, but it still takes a trained analyst fully versed in the methods to make a difference between good and bad software. The tools are only as good as their user.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll