Breaking News
Design How-To

Optimizing FPGAs for power: A full-frontal attack

NO RATINGS
Page 1 / 7 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Blogger
re: Optimizing FPGAs for power: A full-frontal attack
DrFPGA   7/10/2012 9:47:39 PM
NO RATINGS
This is an excellent overview of the methods that can be used to improve power characteristics. Going forward this will be a more and more important aspect of design and will need to be tightly integrated with capacity and timing constraints in the design software. Just don't make me deal with another set of design constraints, PLEASE. Isn't it about time to find another way to meet design objectives? Any ides out there?

Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll