Breaking News
Design How-To

Optimizing FPGAs for power: A full-frontal attack

Page 1 / 7 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
User Rank
re: Optimizing FPGAs for power: A full-frontal attack
DrFPGA   7/10/2012 9:47:39 PM
This is an excellent overview of the methods that can be used to improve power characteristics. Going forward this will be a more and more important aspect of design and will need to be tightly integrated with capacity and timing constraints in the design software. Just don't make me deal with another set of design constraints, PLEASE. Isn't it about time to find another way to meet design objectives? Any ides out there?

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll