Breaking News
Design How-To

Understanding DDR SDRAM timing parameters

NO RATINGS
1 saves
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
tomeq
User Rank
Rookie
re: Understanding DDR SDRAM timing parameters
tomeq   7/12/2012 6:49:41 AM
NO RATINGS
Actually, not only timing paramteres are crucial in Dual Channel. It's all up to the chips soldered on PCB - exactly it's up to their organization: 64x8, 128x8 etc. - then you've got one sided or two sided DRAM. That's why if you put on Dual Channel mode two modules with the same parameters, they will not always work us DCh. That's why most of DRAM vendors have special testing procedures to prepare Dual Channel kit.

a10112
User Rank
Rookie
re: Understanding DDR SDRAM timing parameters
a10112   7/10/2012 11:04:10 AM
NO RATINGS
I hope people just entering computer building world will read this article and have it dawn on them that these ridiculously high speed RAM sticks are effectively slower with their high-number clocks.

abcdeepakxyz
User Rank
Rookie
re: Understanding DDR SDRAM timing parameters
abcdeepakxyz   7/3/2012 8:29:37 AM
NO RATINGS
Actually, to use 'dual channel' feature, both memory modules need to have exactly same specs else wise, both will be accessed with the lower specs. It is for this reason, the slots in the motherboards are color-coded.

Luis Sanchez
User Rank
Rookie
re: Understanding DDR SDRAM timing parameters
Luis Sanchez   7/1/2012 2:40:00 AM
NO RATINGS
This is a very interesting article. I've always heard that we must not mix memory modules of different speed. Is this the reason why? Are these timing parameters the ones that should be matched when inserting more than one memory module in to a PC's motherboard?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.