Embedded Systems Conference
Breaking News
Design How-To

Breaking through the embedded memory bottleneck, part 2

NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
DrFPGA
User Rank
Author
re: Breaking through the embedded memory bottleneck, part 2
DrFPGA   8/22/2012 8:18:04 PM
NO RATINGS
It seems like the details of the encoding scheme are invisible to the user. Is this correct or are there dependencies the user needs to understand in order to guarantee simultaneous access? Also- it's been a few years since I worked with Galois fields, but I seem to remember they took many cycles to compute. Are the some that have single cycle(or very low) latency without using too much logic?

Most Recent Comments
rick merritt
 
VicVat
 
jnissen
 
M_Alex_Nugent
 
traneus
 
David Ashton
 
perl_geek
 
Max The Magnificent
 
perl_geek
Most Recent Messages
2/9/2016
1:17:21 AM

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed