Breaking News
Design How-To

Book excerpt: SRAM and SDRAM controllers for FPGAs, part 1

8/13/2012 04:55 PM EDT
1 Comment
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Book excerpt: SRAM and SDRAM controllers for FPGAs, part 1
Evgeni   8/16/2012 6:56:31 AM
It's amazing how fast the technology is moving. This brand new book is using SOPC in lots of examples. But SOPC is already obsolete; Altera has moved to Qsys, which is quite different SoC interconnect.

Most Recent Comments
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Top Comments of the Week
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.