Breaking News
Design How-To

Optimizing PCIe SSD performance

Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Optimizing PCIe SSD performance
memorywrangler   9/5/2012 9:51:48 PM
PCIe latency is critical, but so is software latency. Fully leveraging the speed of flash and other memories is going to require very aggressive efforts to reduce or eliminate software interactions. A group at UCSD has been doing work in that direction by moving some file system functions into hardware. The paper describing their work is here:

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll