Breaking News
Design How-To

Power controller gets Cortex makeover

10/24/2012 03:00 PM EDT
2 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
GREATTerry
User Rank
Author
re: Power controller gets Cortex makeover
GREATTerry   10/25/2012 6:37:36 AM
NO RATINGS
What is this different from MCU crowded with analog functions? I think nowadays many MCU has included most of the analog components described in this article.

mdsousa
User Rank
Author
re: Power controller gets Cortex makeover
mdsousa   10/25/2012 7:14:20 PM
NO RATINGS
Hi Terry - The family of PAC devices from Active-Semi have a set of custom-designed Analog peripherals that are meaningful for specific consumer electronics and industrial control applications. For example, for high-voltage drive and control applications there are the industry's first integrated 600V gate drivers for 3-phase half-bridges, dual automated ADC sequencers and integrated amplifiers for analog signal conditioning used for control sampling. In addition to the analog capabilities, there are a rich set of digital peripherals for use with the industry-standard ARM Cortex-M0 MCU. The level of integration in the family allows systems designers a much easier platform to design with so that they can focus on the truly value-added features of their product.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed