LONDON – Singapore startup Plunify Pte. Ltd. has been awarded nearly $482,000 to continue to develop its Internet-based FPGA design software platforms.
The money has been provided by Singapore-based venture capital and incubation firm Get2Volume and co-funded by the Singapore National Research Foundation.
Plunify was founded in 2009 by Harnhua Ng, who serves the company as CEO, and Kirvy Teo. The company provides Internet-based design tools for FPGAs. The company argues that the use of its tools speeds up engineering workflows to get products to market in less time and at reduced cost. Plunify supports Xilinx and Altera FPGA and CPLD families.
"The extra funds will enable us to strengthen our capabilities to assist FPGA designers in their work. We are excited about upcoming features that will further accelerate compute-intensive design tasks and aid timing closure," said Kirvy Teo, director of product development at Plunify.
"Plunify also gives designers access to advanced analysis and verification tools as well as hardware on demand – on a pay-for-what-you-need, when-you-need-it basis. By combining all of this into a one-stop shop for chip design, Plunify's approach can generate a savings of greater than 50 percent," Ng said in a separate statement announcing that Plunify will exhibit at this year's Consumer Electronics Show in Las Vegas.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.