Breaking News
Design How-To

Introduction to USB—Part IV

1/16/2013 06:58 PM EST
5 comments
NO RATINGS
2 saves
Page 1 / 3 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
N6DJL
User Rank
Rookie
re: Introduction to USB—Part IV
N6DJL   1/17/2013 12:52:20 PM
NO RATINGS
This description is the most clear and concise that I have ever seen! I wish I had seen this years ago. Thanks.

CMathas
User Rank
Blogger
re: Introduction to USB—Part IV
CMathas   1/17/2013 7:55:39 PM
NO RATINGS
Ah, better late! There will be at least 2-3 more segments posted. Stay tuned!

Colli
User Rank
Rookie
re: Introduction to USB—Part IV
Colli   1/21/2013 10:13:23 AM
NO RATINGS
no 0000 packet ID?

DonkeyHotay
User Rank
Rookie
re: Introduction to USB—Part IV
DonkeyHotay   1/22/2013 4:39:14 PM
NO RATINGS
packet ID 1100 is both PRE and ERR ? I'm confused!

reanimator0
User Rank
Rookie
re: Introduction to USB—Part IV
reanimator0   1/23/2013 10:37:24 AM
NO RATINGS
-- packet ID 1100 is both PRE and ERR ? Good question Here what I have found regarding this: * PRE Is issued to hubs by the host to indicate that the next packet is low speed. * ERR: Returned by a hub to report an error in a split transaction. (HS Only) Source: [http://www.cypress.com/?docID=33237]

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.