Breaking News
Design How-To

UMC, Stats ChipPac team for 3-D IC demo

1/29/2013 01:48 PM EST
8 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
chipmonk0
User Rank
Manager
re: UMC, Stats ChipPac team for 3-D IC demo
chipmonk0   1/30/2013 9:24:58 PM
NO RATINGS
In order to gain credibilty this group would have to publish technical details - the sooner the better. What were the bandwidth and power needed to transfer data ? Include construction details and all electrical / functional tests carried out.

docdivakar
User Rank
Manager
re: UMC, Stats ChipPac team for 3-D IC demo
docdivakar   1/30/2013 5:00:06 PM
NO RATINGS
Nice move, the open ecosystem part is appealing; how ever, is there a clearly defined EDA flow or is it going to be a hodgepodge of piecing together a disparate set of tools? MP Divakar

Kresearch
User Rank
Rookie
re: UMC, Stats ChipPac team for 3-D IC demo
Kresearch   1/30/2013 1:31:40 PM
NO RATINGS
I remembered UMC teamed with PowerTech and Elpida in 3DIC ~2 years ago. Now team with Stats ChipPac. This implied something. @Peter could we get more insight?

pica0
User Rank
Rookie
re: UMC, Stats ChipPac team for 3-D IC demo
pica0   1/30/2013 1:11:40 PM
NO RATINGS
But independent of the thermal resistance of the interposer the heat surface ratio get worse. One idea to deal with that problem to significally frequncies and over-compensate this with massiv paralellism. As a simple example instead of transmitting 256bit@2GHz, transmit 4Kbit@0.5GHz. Heat dissipation should almost be the same, but the throughtput increased 4x. I know also latency increases 4x.

resistion
User Rank
CEO
re: UMC, Stats ChipPac team for 3-D IC demo
resistion   1/30/2013 11:29:43 AM
NO RATINGS
Depends on thermal resistance of the interposer.

pica0
User Rank
Rookie
re: UMC, Stats ChipPac team for 3-D IC demo
pica0   1/30/2013 9:30:24 AM
NO RATINGS
Heat is even a problem in 2D designs. How do 2.5D or 3D designs deal with heat?

resistion
User Rank
CEO
re: UMC, Stats ChipPac team for 3-D IC demo
resistion   1/30/2013 1:13:35 AM
NO RATINGS
I worry that the TSV trend will favor the more (only?) vertically integrated electronics company, i.e., Samsung, since there is no standards barrier for them.

chipmonk0
User Rank
Manager
re: UMC, Stats ChipPac team for 3-D IC demo
chipmonk0   1/29/2013 4:41:17 PM
NO RATINGS
Since TSMC rather aggressively staked out their claim to the whole process flow for TSV based 3-D stacking, the liliputs have been forming consortia. More power to them. But 3D is not yet a mature technology ( immature process steps e,g. high aspect ratio fille TSVs, bond / debond, OR unresolved performance issues: stress and heat related effects on devices in the inner layers ). Its implementation into products, like any new technology will start at the high end ( military, medical implants ),not with Smart Phones, perhaps not even Servers as some Boosters have been promising for a few years. At present much of the hot air is coming from Govt. funded European Research Labs. They do not have an enviable record in Microelectronics.

Most Recent Comments
limsk405
 
sranje
 
Kinnar
 
Kinnar
 
TonyTib
 
Max The Magnificent
 
bnowak0
 
Max The Magnificent
 
Max The Magnificent
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week