Breaking News
Design How-To

Xilinx preps 20-nm IC tape-out

1/30/2013 05:57 PM EST
7 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
de_la_rosa
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/30/2013 6:35:22 PM
NO RATINGS
I'm really curious how they plan 20nm with DUV Immersion Lithography. Double patterning can provided limited patterns at the 28nm HP. Are they implying plans for triple patterning?? My suspicion is that there is a lot of bluffing going on at the moment.

Kresearch
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
Kresearch   1/31/2013 3:45:23 AM
NO RATINGS
@supersonic76, there are more double patterning layers in 20nm Lithography but no triple in foundry sides.

de_la_rosa
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/31/2013 4:33:22 PM
NO RATINGS
Its simply not true. For very basic structures (lines and spaces) they may achieve 28 nm with double patterning. Nobody is close to 20nm.

EUV Guy
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
EUV Guy   1/31/2013 6:34:01 PM
NO RATINGS
Memory companies are doing volume manufacturing at 20nm. NAND flash from all major vendors is available at or near 20nm half pitch, achieved with now standard double patterning techniques. Are you referring to Logic ICs exclusively?

de_la_rosa
User Rank
Rookie
re: Xilinx preps 20-nm IC tape-out
de_la_rosa   1/31/2013 8:52:05 PM
NO RATINGS
Well I actually wasn't aware NAND flash was already produced at 20nm. Amazing how far they pushed DUV immersion! Can EUV ever catch up???? EUV sounds DOA. Xilinx can't use double patterning for their designs. So they are surely stuck at the 32nm node for ever.

resistion
User Rank
CEO
re: Xilinx preps 20-nm IC tape-out
resistion   1/31/2013 4:58:51 AM
NO RATINGS
But how long can a company continue to publicly stay at 28 nm?

resistion
User Rank
CEO
re: Xilinx preps 20-nm IC tape-out
resistion   2/1/2013 5:19:38 PM
NO RATINGS
Intel started double patterning a lot earlier. Due to pitch too small, their 45 nm diffusion and gate contacts had to be separately done with dry 193 nm, for example. This had to continue at 32 nm with immersion of course.

Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll