SANTA CLARA, Calif.—EDA vendor Mentor Graphics Corp. Wednesday (Jan. 30) launched a new version of its HyperLynx design and analysis tool at the DesignCon conference here.
The latest version of Mentor's HyperLynx includes advanced 3-D channel and trace modeling, improved DDR signoff verification and simulation performance that it is up to five times faster than the previous version, according to Mentor (Wilsonville, Ore.). The firm said the new capabilities would enable engineers who use HyperLynx to improve product quality and performance by correcting problems earlier in the design process.
"Successful designs require getting everything in the design right and building confidence in the design early in the design cycle with accurate simulations," said Eric Bogatin, a signal integrity evangelist, Bogatin Enterprises, a wholly owned subsidiary of Teledyne-LeCroy.
"The accuracy of the latest release of Mentor Graphics HyperLynx was recently validated with a 12.5 Gbps backplane design from Molex that included causal material models, copper surface texture contributions, via models, mode conversion and reflections from integrated S-parameter models of connectors," Bogatin said.
The new HyperLynx release will ship in March and will be interfaced with all major PCB layout tools, Mentor said. Pricing information was not disclosed.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.