Breaking News
Design How-To

NXP adds silicon 'fingerprint' to SmartMX2 MCUs

2/22/2013 11:33 AM EST
4 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Wung
User Rank
Author
re: NXP adds silicon 'fingerprint' to SmartMX2 MCUs
Wung   2/25/2013 5:48:27 PM
NO RATINGS
Is this a kind of SRAM-based hardware CAM IC design?

krisi
User Rank
Author
re: NXP adds silicon 'fingerprint' to SmartMX2 MCUs
krisi   2/25/2013 5:02:16 PM
NO RATINGS
Cool technology...I am not sure I understand KRS03 how the power up sequence can change in a lifetime of the product...presumably there is a recommended sequence for this and chip controls it to some extent too

daleste
User Rank
Author
re: NXP adds silicon 'fingerprint' to SmartMX2 MCUs
daleste   2/23/2013 10:01:31 PM
NO RATINGS
I agree. They would have to have a lot of bits and some algorithm that would check that is is close to the original pattern.

KRS03
User Rank
Author
re: NXP adds silicon 'fingerprint' to SmartMX2 MCUs
KRS03   2/23/2013 3:54:14 AM
NO RATINGS
I'm sure that "a series of metastable SRAM bits" is oversimplifying the design significantly. The ID must not change over the lifetime of the part and over a variety of power-up conditions and temperatures.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed