Breaking News
Design How-To

Dual layer helps ReRAM reach mainstream capacity

2/25/2013 05:07 PM EST
4 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Peter Clarke
User Rank
Blogger
re: Dual layer helps ReRAM reach mainstream capacity
Peter Clarke   4/5/2013 1:15:29 PM
NO RATINGS
@Empty Boxes The alternative is to open an account with the IEEE and purchase the individual paper from IEEE Xplore at http://ieeexplore.ieee.org I think it might be about $50.

Peter Clarke
User Rank
Blogger
re: Dual layer helps ReRAM reach mainstream capacity
Peter Clarke   4/5/2013 1:12:08 PM
NO RATINGS
@Empty Boxes I don't believe the full proceedings are made available online for free. You would have go to a library. Or maybe ask for a copy of the paper from SanDisk or Toshiba

Empty Boxes
User Rank
Rookie
re: Dual layer helps ReRAM reach mainstream capacity
Empty Boxes   3/11/2013 12:33:50 PM
NO RATINGS
You said "See paper 12.1 from ISSCC 2013 proceedings: A 130.7 mm2 two-layer 32-Gbit ReRAM memory device in 24-nm technology by Tz-Yi Liu and Tian Hong Yan et al." I'd love to see it - can you point a link to a copy?

resistion
User Rank
CEO
re: Dual layer helps ReRAM reach mainstream capacity
resistion   2/27/2013 1:37:55 PM
NO RATINGS
Looks like they just tried something familiar with p-n junction diodes as selectors. Other groups are moving beyond that I believe.

Most Recent Comments
Ian Johns
 
Rainerh_#1
 
David Ashton
 
antedeluvian
 
Rainerh_#1
 
antedeluvian
 
David Ashton
 
betajet
 
David Ashton
Most Recent Messages
9/17/2014
9:24:21 PM
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll