Breaking News
Design How-To

Overcoming the embedded CPU performance wall

3/7/2013 04:40 PM EST
1 Comment
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Or_Bach
User Rank
Rookie
re: Overcoming the embedded CPU performance wall
Or_Bach   3/8/2013 11:07:16 PM
NO RATINGS
The statement "Using 3-D transistors instead of the previous planar structure transistors, pipeline stages can be vertically stacked on top of each other, effectively reducing the distance between blocks and eliminating wire delay effects." is correct in respect to the advantage associated with monolithic 3D technology, but it has nothing to do with the Fin-FET transistor also known as 3-D transistor. You can find more information in "MonolithIC3D.com" web site

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.