Breaking News
Design How-To

FPGAs add comms cores amid ASIC debate

3/11/2013 04:23 PM EDT
4 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
sridhar.ps
User Rank
Rookie
re: FPGAs add comms cores amid ASIC debate
sridhar.ps   3/13/2013 12:35:29 AM
NO RATINGS
All these market data quote development cost of ASICs, but there is sizeable design, verification and implementation costs on FPGAs as well. The data should highlight the difference in costs between FPGA based and ASIC based development, not just the cost of an ASIC development project.

daleste
User Rank
CEO
re: FPGAs add comms cores amid ASIC debate
daleste   3/13/2013 1:47:08 AM
NO RATINGS
It is more expensive to develop an ASIC at the next node. You have to have a big volume to justify the expense. FPGAs are more expensive per unit, but the development cost can be less. It is not free, but at least you can make software changes.

Koda23
User Rank
Rookie
re: FPGAs add comms cores amid ASIC debate
Koda23   3/14/2013 11:27:14 PM
NO RATINGS
It's also interesting to see the number of partner and 3rd party cores in the portfolios from Xilinx and Altera. My company often uses a mix of cores from 3rd parties and the FPGA manufacturer, depending on technical characteristics, availability, reliability, and cost. Our products are also high performance, low volume using lots of FPGAs and very few (if any) ASICs.

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week