Breaking News
Design How-To

Grasp the critical issues for a functioning JESD204B interface

NO RATINGS
1 saves
More Related Links
View Comments: Newest First | Oldest First | Threaded View
skaneta
User Rank
Rookie
re: Grasp the critical issues for a functioning JESD204B interface
skaneta   4/30/2013 9:33:18 PM
NO RATINGS
Ah, I see. I'll check it out. Thank you for getting back to me!

Adesimone
User Rank
Rookie
re: Grasp the critical issues for a functioning JESD204B interface
Adesimone   4/30/2013 7:21:01 PM
NO RATINGS
Analog Devices is not planning on releasing JESD204 IP for FPGA use. Instead, interoperability work is ongoing with FPGA vendors and IP houses to ensure that the available IP works properly with our converters. This allows the designer to select an IP that is optimized for their chosen logic device and application. Analog Devices offers an FPGA reference design section on the wiki page (wiki.analog.com) including one for a JESD204B Analog to digital converter (AD9250). The AD9250 JESD204B reference design is located at: wiki.analog.com/resources/fpga/xilinx/interposer/ad9250.

skaneta
User Rank
Rookie
re: Grasp the critical issues for a functioning JESD204B interface
skaneta   4/26/2013 4:26:26 PM
NO RATINGS
Hi guys, This looks like a good, practical overview of the JESD204B standard. Since I'm sure Analog Devices would like this to be as easy as possible for people to adopt, are you planning to release a Verilog or VHDL IP core that engineers can just drop in and connect to FPGA transceivers? The standard seems straightforward but it looks like there's a fair amount of firmware development involved. Just curious, I know there are other manufacturers would probably gain from such an effort on your part. Thanks!

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.