Breaking News
Design How-To

Intel to make 22-nm chips for Microsemi

5/2/2013 04:01 AM EDT
14 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
flowcontrol
User Rank
Author
re: Intel to make 22-nm chips for Microsemi
flowcontrol   5/2/2013 8:32:58 PM
NO RATINGS
Most likely Fab42

geekmaster
User Rank
Author
re: Intel to make 22-nm chips for Microsemi
geekmaster   5/2/2013 7:20:13 PM
NO RATINGS
Looks like Intel becomes more of a foundry. I wonder if they have a dedicated fab for that and which one is it?

skywoo
User Rank
Author
re: Intel to make 22-nm chips for Microsemi
skywoo   5/2/2013 12:56:13 PM
NO RATINGS
Intel selling make believe. Market will soon see Intel's 22 nanometer is anti-competitive on with Taiwan foundry 28 nanometer. Taiwan 28 nanometer Tesmash A6-1450 wins GPU/CPU power/performance against intel's 22 nanometer Baytrail-T. Current Intel CEO already sees the Tesmash design wins (MS Surface, HP, Acer and he thinks even Apple (but not 100% sure).

resistion
User Rank
Author
re: Intel to make 22-nm chips for Microsemi
resistion   5/2/2013 8:39:45 AM
NO RATINGS
All of Intel's foundry cases are 22 nm, gaining more of them could risk scuttling Intel's own 22 nm ramp.

<<   <   Page 2 / 2
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed