Breaking News
Design How-To

Xilinx to test FinFET FPGAs in 2013

5/29/2013 11:06 AM EDT
4 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Max The Magnificent
User Rank
Blogger
re: Xilinx to test FinFET FPGAs in 2013
Max The Magnificent   5/31/2013 8:56:29 PM
NO RATINGS
I always liked Jethro Tull's "Thick as a Brick" :-)

Chipguy1
User Rank
CEO
re: Xilinx to test FinFET FPGAs in 2013
Chipguy1   5/31/2013 3:06:17 PM
NO RATINGS
Yes 16 node is really 20 node transistor density (both transistor pitch and metal pitch are same as 20) at higher wafer cost. It makes no sense. Cost per transistor goes up (Moore's law goes backward) Plus if that was not bad enough it is too costly to build and validate design IP for 2 nodes with the same transistor density. This is why Altera, Cisco, Micro Semi and i hear likely another another left for intel. Intel''s 14 nm will have a real 14nm metal system and a real 14nm transistor density

the_floating_ gate
User Rank
Rookie
re: Xilinx to test FinFET FPGAs in 2013
the_floating_ gate   5/31/2013 7:08:57 AM
NO RATINGS
How many times does one have to explain to you that 14nm/16nm FinFet applies to 20nm design rules? How does it feel being thick as a brick?

DynamicLogic.US
User Rank
Rookie
re: Xilinx to test FinFET FPGAs in 2013
DynamicLogic.US   5/30/2013 8:05:36 PM
NO RATINGS
"16-nm FinFET test chips in 2013 and first products in 2014" More integration than Moore's 18 month cycle. Mobile supercomputer systems on a chip coming...

Most Recent Comments
Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll