Breaking News
Product How-To

Unique input regulation loop simplifies solar panel battery charging

Input regulation loop maintains peak power point for solar panels
NO RATINGS
< Previous Page 2 / 5 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
greypeters
User Rank
Rookie
re: Unique input regulation loop simplifies solar panel battery charging
greypeters   6/3/2011 2:39:52 PM
NO RATINGS
Check out the solar power solutions from this place in Raleigh http://www.rebarkenterprises.com

kendallcp
User Rank
Rookie
re: Unique input regulation loop simplifies solar panel battery charging
kendallcp   6/1/2011 11:42:01 PM
NO RATINGS
It's a simple, elegant approach covered by quite a few papers. If it has a downside, it's that you do need to _know_ what the "maximum power voltage" parameter is for your panel. Maybe this can be acquired in production line calibration. Solar panels are rather variable from batch to batch, so you can't just fit and forget this sort of electronics to an arbitrary panel. The extra complexity of a routine that goes looking for the maximum power point does reduce this concern. but for 'emergency' operation, the last few percentage points of conversion efficiency aren't your main concern.

DrFPGA
User Rank
Blogger
re: Unique input regulation loop simplifies solar panel battery charging
DrFPGA   5/26/2011 4:15:08 PM
NO RATINGS
Great article with a host of practical circuit suggestions. I can see using this approach on a handheld battery-based instrument used in the field. A solar charging option is a perfect feature when you can't get back to 'base camp'.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll