Chelmsford, Mass. A serial RadidIO intellectual property (IP) core has been unleashed for communication processor designs. This core complies with the RIO 1.2 specification and can be implemented in endpoint and switching applications. The core is available for both ASIC and FPGA implementations.
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.