San Jose, Calif.Stream Processors Inc. (SPI) is sampling the latest member of its Storm-1 DSP family, the SP16HP, which provides a cost-effective, easy-to-design, C-programmable alternative to FPGA and multi-DSP designs in digital imaging, video and wireless infrastructure applications.
The SP16HP offers 112 GMACs (16-bit) or 448 GOPS (8-bit) of compute performance in a single chip with a power-efficiency of less than 0.1 mW per MMAC.
According to SPI, developing applications in C for SP16HP shortens design times from months to weeks compared to the hardware-oriented methodology used in FPGA designs.
Based on SPI's Stream Processor Architecture, SP16HP provides a single-core programming model, eliminating the pitfalls of having to partition, synchronize and load-balance threads across multiple cores. The RapiDev compiler directs data movement by allowing predictable and optimal application performance and removes the need for assembly coding and manual management of caches and DMA.
"Many developers today have resorted to PCs to run their high-end signal processing applications because they are unfamiliar with multi-DSP or FPGA coding methodologies," said Bill Dally, Stanford Professor and SPI co-founder, in a statement. "SPI allows these users to move to an embedded platform using familiar C-programming tools and accelerate their application performance with lower power consumption."
Pricing: $149 in quantities of 10,000 units.
Availability: Full production in the third quarter of 2007. The chip is housed in a 31-mm x 31-mm flip-chip ball-grid array (FCBGA) package and is implemented in 130-nm standard CMOS process.
Datasheet: click here.
Stream Processors, Inc., 1-408-616-3338, www.streamprocessors.com