Maxim Integrated Products introduces the DS1124 5.0V, 8-bit programmable delay line that features a 3-wire serial interface to allow cascading of several devices for multiple programmable delays. The nominal delay per step is 0.25ns, with a delay of 20ns at step 0 and 83.75ns at step 255. The DS1124 features an integral nonlinearity (INL)-or maximum deviation from a straight line drawn from the step 0 delay to the step 255 delay-of ±3ns over the industrial temperature range. This high accuracy makes the DS1124 ideal for delaying the horizontal sync pulse in large-format liquid-crystal displays (LCDs).
The DS1124 is the first programmable delay line to specify delay tolerance from input to output, rather than to a reference output signal. It can delay signals up to 12.5MHz and operates from 4.75V to 5.25V. Packaged in a 10-pin microMAX(R), the DS1124 is fully specified over the -40 degrees Celsius to +85 degrees Celsius industrial temperature range. Prices start at $1.70 (10,000-up, FOB USA).
Note: The above text is the public part of the press release obtained from the manufacturer (with minor modifications). EETimes Europe cannot be held responsible for the claims and statements made by the manufacturer. The text is intended as a supplement to the new product presentations in EETimes Europe magazine.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.