SAN FRANCISOClaiming a 2X to 3X speed-up in overall design turnaround time compared to the previous release, Synopsys Inc. Monday (Sept. 29) released IC Compiler 2008.09.
Synopsys (Mountain View, Calif.) said the new release introduces new technology that speeds design closure, including improved timing, variation-aware clock-tree synthesis, lower power, enhanced DFM, and signoff-quality incremental design- rule checking.
Beginning with this release, Synopsys' Zroute multi-threaded router technology, announced earlier this year, is now available as a standard feature to all IC Compiler customers, Synopsys said.
Compared to the prior release (2007.03), the new IC Compiler 2008.09 release has demonstrated an average speed-up of 2X across a broad set of customer designs, Synopsys said. A total of 3X speed-up may be achieved by enabling multi- threading on quad-core machines that are commonly used in the IC Compiler customer base, the company said.
Synopsys said it has observed even higher speed-up in select customer cases through methodology review and optimization.
"Speeding up turnaround time has been a key target for us, and IC Compiler 2008.09 delivers a major installment towards this target," said Antun Domic, senior vice president and general manager of the Synopsys Implementation group, in a statement.
On Tuesday, Synopsys said that Sanyo Semiconductor Co. Ltd. has signed an expanded business agreement to establish Synopsys as its leading EDA supplier across the entire implementation and verification design flow. Financial terms were not disclosed.