Breaking News
Product News

Forte beefs up high-level synthesis tool

6/29/2009 07:00 PM EDT
1 Comment
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Shawn McCloud
User Rank
re: Forte beefs up high-level synthesis tool
Shawn McCloud   7/1/2009 11:48:14 PM
Brett Cline of Forte made several comments about Mentor Catapult C in this article. Some of them were confusing or misinformed, so it is important to set the record straight. COMMENT#1: Forte's own research says that the two companies are at worst equal in market share. MISLEADING: Gary Smith has been THE analyst reporting on EDA market share since the 1990s for independent, unbiased analysis. The upfront and ratable reporting methods average out over time, and for 3 years running, Gary has reported Mentor?s Catapult C Synthesis is the market leader. Catapult has 100+ customers which include Ericsson, Fujitsu Microelectronics, Thales, Pioneer, Telegent, Elektrobit, Sanyo, Fraunhofer, Toshiba Information Systems, Panasonic, Alcatel, STMicroelectronics, Fuji Xerox, Siemens, Konica Minolta, Qualcomm. COMMENT#2: Mentor is offering proprietary extensions to improve Catapult C FALSE: Mentor is focused on supporting standards. Catapult?s source is pure C++ meaning it can be compiled and executed with any ANSI C++ compiler (GCC, Visual C++, etc). We also generate OSCI compliant SystemC as well as IEEE compliant Verilog and VHDL. COMMENT#3: Designs modeled behaviorally in SystemC are ? more accurate than ANSI-C based models. FALSE: Both pure ANSI C++ and SystemC can model functionally accurate designs. The ANSI C++ source that Catapult uses is numerically precise and functionally equivalent to the generated RTL. THANK YOU DYLAN for taking the time to cover these high level synthesis announcements! Regards, Shawn McCloud Mentor Graphics

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll